Welcome to our dedicated page for Cadence Design System news (Ticker: CDNS), a resource for investors and traders seeking the latest updates and insights on Cadence Design System stock.
Cadence Design Systems, Inc. (Nasdaq: CDNS) is a software publisher focused on electronic design automation (EDA), design IP and system design and analysis, with a strong emphasis on AI and digital twins. The CDNS news feed highlights how the company’s computational software and Intelligent System Design™ strategy support semiconductor and systems companies across hyperscale computing, mobile communications, automotive, aerospace, industrial, life sciences and robotics.
Investors and industry followers can use this page to review company announcements on financial results, including quarterly earnings releases, backlog updates, margin disclosures and business outlooks, which Cadence distributes via press releases and related 8-K filings. These updates often include commentary from senior management and details on product and maintenance revenue, services revenue and non-GAAP metrics.
Cadence news also covers technology milestones and product introductions. Examples include LPDDR5X and LPDDR6 memory IP system solutions for AI training, inference and data center workloads, as well as announcements related to memory and interface IP for standards such as HBM, DDR5, PCIe, UCIe, UALink and high-speed Ethernet. Other releases describe the company’s Chiplet Spec-to-Packaged Parts ecosystem and Physical AI chiplet platform, developed in collaboration with partners like Arm and Samsung Foundry to support chiplet-based architectures for physical AI, data center and HPC applications.
Additional news items address strategic transactions and governance, such as the acquisition of Secure-IC, the planned acquisition of Hexagon’s design and engineering business, and board appointments including Dr. Luc Van den hove. Community-focused announcements, like the Cadence Giving Foundation’s multi-year commitment to expand the AI Hub at San José State University, provide insight into the company’s engagement with education and the broader AI ecosystem.
By following CDNS news, readers can track how Cadence’s EDA tools, design IP, AI and digital twin technologies evolve, how the company communicates its financial performance, and how strategic partnerships and acquisitions shape its role in semiconductor and system design. Bookmark this page to access an organized stream of Cadence press releases and related updates.
Cadence Design Systems recently inaugurated the Vidya & Child School in Khoda village, near New Delhi, aimed at providing education to underprivileged children. This initiative, part of Cadence's corporate social responsibility (CSR) efforts, supports over 300 students from nursery to eighth standard, allowing them to transition to mainstream schools. The school features modern amenities, including rainwater harvesting, solar energy panels, and dedicated STEM and computer labs. Cadence has worked closely with Vidya & Child, offering financial and advisory support, as well as ongoing educational programs, to enhance learning opportunities for underserved communities. This milestone reflects Cadence's commitment to education and community support.
Cadence Design Systems has launched new design flows for its Integrity 3D-IC platform, optimized for the TSMC 3Dblox standard. This initiative enhances the platform’s integration with TSMC’s latest 3DFabric technologies, facilitating rapid design of advanced multi-die packages for 5G, AI, and IoT applications. Key features include 3D routability-driven bump assignment, hierarchical bump resource planning, and improved thermal analysis capabilities. Cadence aims to resolve customer challenges in 3D-IC design, accelerating their product development timelines.
Cadence Design Systems (Nasdaq: CDNS) announced the certification of its digital and custom/analog flows to support TSMC's advanced N3E and N2 nodes. This collaboration includes the release of Process Design Kits (PDKs) aimed at enhancing AI, hyperscale, and mobile IC development. Active customer engagement is noted as they utilize these new technologies to achieve improved power, performance, and area (PPA) metrics while expediting time-to-market. Key tools involved include the Innovus Implementation System and Virtuoso Studio, which are designed to optimize the design process. This initiative underscores the companies' commitment to facilitating next-generation silicon innovations.
Cadence Design Systems (NASDAQ: CDNS) has achieved a significant milestone by successfully validating the 112G-LR SerDes technology on Global Unichip Corp's (GUC) HBM3/GLink/CoWoS platform. This collaboration enhances Cadence's reputation in high-performance connectivity for advanced cloud data centers.
The 112G-LR SerDes integrates with GUC's innovative CoWoS platform and meets high-speed signal integrity requirements. It supports multiple data rates, including 112Gbps in PAM4 mode. The partnership is positioned to facilitate scalable solutions in AI, HPC, and networking.
Key industry leaders praised the collaboration, highlighting its potential to innovate packaging solutions. This development further solidifies Cadence's position in the semiconductor industry, reinforcing their Intelligent System Design strategy.
Cadence Design Systems (CDNS) has launched a node-to-node design migration flow within its Virtuoso Design Platform, facilitating automated migration of integrated circuit designs to TSMC's latest process technologies like N3E and N2. This collaboration has yielded significant efficiency gains, with users reporting a 2.5X reduction in design migration time compared to manual methods. The platform's capabilities include automatic migration of schematic elements and optimization to meet design specifications.
Cadence's enhanced process development kits (PDKs) support this migration, which is critical as clients increasingly seek to leverage advanced nodes for better performance and lower power consumption. The advancements aim to streamline the migration process, ultimately reducing time-to-market for complex designs.
Cadence Design Systems has partnered with TSMC to enhance the Cadence® Virtuoso® platform for the 79GHz mmWave design reference flow on TSMC's N16 process. This collaboration aims to streamline the design of RFICs, essential for applications in sectors like radar, 5G, and automotive. The solution facilitates automated processes, including passive device modeling and EM simulations, allowing engineers to achieve performance and reliability goals efficiently. Customers are already utilizing the newly optimized TSMC process design kits (PDKs) for their RFIC designs, benefiting from the integration of Cadence's tools to enhance design accuracy. This development emphasizes Cadence's commitment to supporting next-generation technologies across various industries.
Cadence Design Systems reported a revenue of $1.022 billion for Q1 2023, up from $902 million in Q1 2022. The company achieved a GAAP operating margin of 32% and a net income of $242 million ($0.89 per diluted share), compared to a 35% operating margin and $235 million ($0.85 per diluted share) in the prior year. Non-GAAP results showed an operating margin of 42% and net income of $351 million ($1.29 per diluted share). The outlook for 2023 revenue growth is now approximately 14%, with expected total revenue between $4.03 billion to $4.07 billion.
For Q2 2023, revenue is anticipated to fall between $960 million to $980 million, and GAAP net income is projected at $0.73 to $0.77 per diluted share.
Cadence Design Systems (CDNS) announced the successful tapeout of its 16G UCIe 2.5D advanced package IP on TSMC's 3nm N3E process technology. This innovation supports ultra-high bandwidth density and low-power performance, crucial for AI, mobile, and automotive applications. The UCIe IP facilitates chiplet integration, addressing the industry's shift away from traditional monolithic designs. Cadence has engaged with Tier 1 customers, showcasing the solution's capabilities to streamline integration processes. Key components include the UCIe Advanced Package PHY for high bandwidth, the cost-efficient UCIe Standard-Package PHY, and a versatile UCIe Controller. The milestone reflects Cadence's commitment to interoperability and innovation within the chiplet ecosystem.
Cadence Design Systems has launched its new 112G Extended Long-Reach (112G-ELR) SerDes IP on TSMC’s N4P process, aimed at advancing hyperscale ASICs, AI/ML accelerators, and 5G infrastructure. This innovative technology supports an insertion loss of 43dB and a bit error rate of 10-7, delivering significant performance margins and robust system capabilities for challenging channels. The IP, compliant with IEEE and OIF standards, excels in power, performance, and area efficiency, catering to a variety of reach applications from 1G to 112G. Cadence’s collaboration with TSMC promises to enhance customer design solutions, effectively addressing industry challenges.
The 112G-ELR SerDes PHY is currently available for customer engagements, reinforcing Cadence’s leadership in high-performance connectivity.
Summary not available.