STOCK TITAN

Fabric.AI Files U.S. Patent Application to Put Surplus MicroLED Channels to Work for Fault Tolerance and Faster GPU Synchronization

Fabric.AI is pursuing protection for intellectual property jointly owned with development partner Kopin.

Sentiment and the balance of points

Rhea-AI Sentiment reads the wording of the document, how positive or negative its language is on a 1 to 5 scale. The balance of points shown with the takes weighs what the document actually discloses, so the two can disagree, for example when a trial that missed its main goal is described in upbeat language.

Tags
AI

Fabric.AI (Nasdaq: FABC) has filed a U.S. patent application covering spare MicroLED channels for optical connections in data centers. The proposed architecture gives repair priority while using spare channels for error correction and signals that coordinate graphics processing units, or GPUs.

Developed with Kopin (Nasdaq: KOPN), the Neural I/o technology remains under development. Fabric.AI expects to demonstrate functioning hardware in January 2027. Internal modeling indicates a potential path from 2 Gbps per channel toward 2.5 to 3 Gbps; these are projections, not shipping specifications.

Loading...
Loading translation...

Positive

  • Minor pointU.S. patent application filed for optical connections using surplus MicroLED channels in data-center computing.
  • Minor point. Forward-looking: it has not happened yet and may not happen.Functioning Neural I/o hardware demonstration remains expected in January 2027.

Negative

  • None.

Key Figures

Modeled channel speed: 2.5–3 Gbps per channel Hardware demonstration: January 2027
Modeled channel speed
2.5–3 Gbps per channel
Company modeling; projected, not shipping specifications
Hardware demonstration
January 2027
Expected demonstration of functioning Neural I/o hardware

Previous AI Reports

2 past events · Latest: Oct 19
Same Type 2 events
  1. Oct 19

    AI utilization white paper

    24h Move
    +4.2%

    Kopin white paper modeled utilization gains; initial transmission-link testing had begun.

  2. Sep 23

    optical interconnect patent filings

    24h Move
    +5.0%

    Two earlier applications covered fiber-coupled and connector-free MicroLED link designs.

24h Move is the share-price change in the day after each event; other market factors may also have contributed.

Key Terms

error-correcting codes, serdes
2 terms
error-correcting codes technical
"The application also describes spreading error-correcting codes across the array."
A method of adding structured redundancy to digital data so receivers can detect and often reconstruct original information after some bits are corrupted by noise, interference, or storage faults. Error-correcting codes work by transforming the original data into a longer coded sequence according to a mathematical algorithm; the extra bits let a decoder identify inconsistencies and recover the intended message up to a limit determined by the code's design. The trade-off is that more redundancy improves error tolerance but uses more bandwidth or storage, and every code can correct only a bounded number or pattern of errors.
serdes technical
"that "I'm done" signal travels over the same SerDes links as other traffic"
SerDes (short for serializer/deserializer) is an electronic function that converts parallel streams of data into a single fast serial stream and then converts it back, like packing many lanes of traffic into one high-speed highway and unpacking them at the other end. Investors care because SerDes chips and blocks determine how quickly and efficiently devices, data centers and networks can move information; improvements or bottlenecks affect product performance, production costs, and demand across the semiconductor and communications supply chain.

AI-generated analysis. How Rhea-AI works. Not financial advice.

See more from StockTitan in Google Search and AI answers. Adds StockTitan as a preferred source · opens Google
Add on Google

Application describes using spare emitters in a micro-LED array for repair, error correction, barrier synchronization and a sideband control network; Company remains on track to demonstrate first functioning hardware in January 2027 with Kopin

NEW YORK, NY, Nov. 11, 2026 (GLOBE NEWSWIRE) -- Fabric.AI (Nasdaq: FABC) ("Fabric.AI" or the "Company"), an AI infrastructure company developing a suite of fabless semiconductor technologies for next-generation AI factories, today announces that it has filed a patent application with the United States Patent and Trademark Office (USPTO) titled, "LED  Emitter Array Optical Interconnect with Surplus Physical Channels for Data Center Computing." The Company continues to pursue securing its intellectual property jointly owned with its partner Kopin Corporation (Nasdaq:KOPN). Through their partnership, Fabric.AI and Kopin are jointly developing MicroLED-based optical interconnect technology designed to address bandwidth and energy-efficiency constraints in next-generation AI data centers.

The design also spreads error-correction data across the whole array. Because the system knows exactly which channel has failed, it can rebuild the lost information without interrupting traffic. Fabric.AI believes that same margin could also support higher speeds per channel, and its internal modeling points to a path from 2 Gbps toward 2.5 to 3 Gbps. These are projections, not shipping specifications.

"Micro-LED array can be built with surplus channels that are typically held in reserve until something fails," said James Altucher, FabricAI Strategic Advisor and co-author of the patent application. "We see an opportunity to use those spare emitters both to keep a link running through a failure and to carry the small, urgent signals that coordinate a training cluster, such as when each GPU reports that it has finished its step. Today, those signals can queue behind other traffic. Giving them their own optical path is one of the ways we believe Neural I/oTM can help data centers improve utilization and get more computing output from their existing GPUs."

Spare channels, with a clear order of priority

In the architecture described in the patent application, redundancy and repair always come first. If an emitter-detector pair fails, a spare takes its place, and the system can reclaim any spare channel allocated to another use.

The application also describes spreading error-correcting codes across the array. Because the system knows which channel has failed, it can treat the missing data as an error at a known position and correct it without interrupting traffic. Fabric.AI believes this error-correction margin could also allow each LED to run faster, with Company modeling indicating a path from 2 Gbps per channel toward 2.5 to 3 Gbps.

Barrier sync: a faster way to say "I'm done"

During distributed AI training, participating GPUs must finish their assigned work and synchronize at designated points before proceeding. In conventional systems, that "I'm done" signal travels over the same SerDes links as other traffic and can wait in line behind bulk data.

In the proposed architecture, each GPU signals readiness by lighting one or two spare emitters directly onto a shared photodetector, and a comparator detects when the last GPU is ready, greatly increasing GPU utilization. 

Additional uses include clock distribution, isolating latency-critical traffic, and analog computation.

The application adds to Fabric.AI's growing intellectual property position around Neural I/o™, the MicroLED-based optical interconnect architecture the Company is developing in collaboration with Kopin to address the data-movement, bandwidth and energy-efficiency demands of next-generation AI infrastructure. The Company continues to expect to demonstrate functioning Neural I/o hardware in January 2027.

About Fabric.AI

Fabric.AI (Nasdaq: FABC) is an AI infrastructure company developing a suite of fabless semiconductor technologies for next-generation AI factories, including its Neural I/o™ MicroLED-based optical interconnect platform.

Forward-Looking Statements

This press release contains forward-looking statements within the meaning of the federal securities laws, including statements regarding the patent application described herein, the expected capabilities, performance and potential applications of the Neural I/o™ platform, modeled per-channel data rates and GPU synchronization performance, and the expected timing of the Neural I/o demonstration. These statements are based on current expectations and are subject to risks and uncertainties, including the risk that the patent application does not result in an issued patent or meaningful protection, that modeled performance is not achieved in hardware, and development, integration and manufacturing risks, any of which could cause actual results to differ materially. A discussion of these and other factors with respect to the Company is set forth in the Company's most recent Annual Report on Form 10-K and subsequent Quarterly Reports on Form 10-Q and Current Reports on Form 8-K filed with the Securities and Exchange Commission. Forward-looking statements speak only as of the date they are made, and the Company disclaims any intention or obligation to revise any forward-looking statements, whether as a result of new information, future events or otherwise. [Counsel to conform to standard FLS.]

IR Contact:
CORE IR
212-644-0924
ir@fabric-ai.co

Media Contact:
Fabric.AI
press@fabric-ai.co
www.fabricai.com 


FAQ

AI-generated questions and answers. How Rhea-AI works. Not financial advice.

What does Fabric.AI's MicroLED patent application cover?

The application covers surplus physical channels in LED-based optical connections for data-center computing. The proposed architecture prioritizes repair and also describes using spare channels for error correction and GPU synchronization signals.

When does Fabric.AI expect to demonstrate Neural I/o hardware?

Fabric.AI expects to demonstrate functioning Neural I/o hardware in January 2027. The company is developing the MicroLED-based optical interconnect technology with Kopin.

Keep reading