Welcome to our dedicated page for Cadence Design System news (Ticker: CDNS), a resource for investors and traders seeking the latest updates and insights on Cadence Design System stock.
Cadence Design Systems, Inc. (Nasdaq: CDNS) is a software publisher focused on electronic design automation (EDA), design IP and system design and analysis, with a strong emphasis on AI and digital twins. The CDNS news feed highlights how the company’s computational software and Intelligent System Design™ strategy support semiconductor and systems companies across hyperscale computing, mobile communications, automotive, aerospace, industrial, life sciences and robotics.
Investors and industry followers can use this page to review company announcements on financial results, including quarterly earnings releases, backlog updates, margin disclosures and business outlooks, which Cadence distributes via press releases and related 8-K filings. These updates often include commentary from senior management and details on product and maintenance revenue, services revenue and non-GAAP metrics.
Cadence news also covers technology milestones and product introductions. Examples include LPDDR5X and LPDDR6 memory IP system solutions for AI training, inference and data center workloads, as well as announcements related to memory and interface IP for standards such as HBM, DDR5, PCIe, UCIe, UALink and high-speed Ethernet. Other releases describe the company’s Chiplet Spec-to-Packaged Parts ecosystem and Physical AI chiplet platform, developed in collaboration with partners like Arm and Samsung Foundry to support chiplet-based architectures for physical AI, data center and HPC applications.
Additional news items address strategic transactions and governance, such as the acquisition of Secure-IC, the planned acquisition of Hexagon’s design and engineering business, and board appointments including Dr. Luc Van den hove. Community-focused announcements, like the Cadence Giving Foundation’s multi-year commitment to expand the AI Hub at San José State University, provide insight into the company’s engagement with education and the broader AI ecosystem.
By following CDNS news, readers can track how Cadence’s EDA tools, design IP, AI and digital twin technologies evolve, how the company communicates its financial performance, and how strategic partnerships and acquisitions shape its role in semiconductor and system design. Bookmark this page to access an organized stream of Cadence press releases and related updates.
Cadence Design Systems (CDNS) has collaborated with TSMC to enhance 3D-IC multi-chiplet design innovations. The Integrity 3D-IC platform, the first unified system for 3D-IC planning and analysis, now supports TSMC's 3DFabric technologies, improving engineering productivity and design turnaround time. Additionally, the Tempus Timing Signoff Solution and the Voltus IC Power Integrity Solution are optimized for robustness in design. This partnership aims to enable competitive advancements in hyperscale computing, mobile, and automotive applications.
Cadence Design Systems (Nasdaq: CDNS) reported a strong third quarter of 2021 with revenue of $751 million, up from $667 million in Q3 2020. The company achieved a GAAP operating margin of 26% and net income of $176 million, or $0.63 per diluted share. Non-GAAP results showed an operating margin of 36% and net income of $222 million, or $0.80 per diluted share. For Q4 2021, revenue is projected between $745 million and $765 million, with an annual revenue forecast of $2.96 billion to $2.98 billion.
Summary not available.
Cadence Design Systems (CDNS) announces the certification of its digital and custom/analog flows for TSMC's N3 and N4 process technologies. This collaboration accelerates innovation in mobile, AI, and hyperscale computing. Joint customers have validated the benefits through successful tapeouts using the new process design kits (PDKs). The integrated RTL-to-GDS flow optimizes power, performance, and area (PPA), enabling efficient large library processing, accurate timing analysis, and precise power signoff for N3 and N4 technologies, thus improving productivity for advanced designs.
Cadence Design Systems (CDNS) announces the availability of PCIe 6.0 IP on TSMC's N5 process, featuring a DSP-based PHY and advanced controller for enhanced performance in hyperscale computing and 5G applications. The PCIe 6.0 PHY test chip showcased excellent electrical performance and low jitter, accommodating harsh conditions. The controller supports high throughput with low latency, achieving 128Gbps bandwidth. Early adopters can access design kits now, with a test chip tape-out completed in July 2021. This supports Cadence's Intelligent System Design strategy, affirming its position as a leader in electronic design.
Summary not available.
Cadence Design Systems has launched the Cadence Safety Solution, aimed at enhancing safety compliance in automotive, industrial, and aerospace applications. This solution includes the Midas Safety Platform, which integrates analog and digital safety flows for faster ISO 26262 and IEC 61508 certification. Key features include FMEDA management, advanced fault simulation, and automated safety verification processes. The solution promises to improve productivity and compliance, responding to growing demands for reliable semiconductor development.
Cadence Design Systems (CDNS) will host its third quarter 2021 financial results webcast on October 25, 2021, at 2:00 p.m. PT. Key executives including CEO Lip-Bu Tan, President Anirudh Devgan, and CFO John Wall will participate. An archived version will be available from 5:00 p.m. PT on the same day until December 17, 2021. Cadence has been recognized as one of the 100 Best Companies to Work For by Fortune Magazine for seven consecutive years, reflecting its strong corporate culture and innovative approach in the electronic design sector.
Cadence Design Systems (NASDAQ: CDNS) has launched the Integrity 3D-IC platform, marking the industry’s first comprehensive 3D-IC platform that integrates design planning, implementation, and system analysis in one interface. The platform is designed to enhance productivity for hyperscale computing, 5G communications, and more, allowing for system-driven power, performance, and area (PPA). It features integrated thermal, power, and static timing analysis capabilities, facilitating concurrent design optimization.
Cadence Design Systems announces the launch of the Helium Virtual and Hybrid Studio, enhancing pre-silicon software validation for 5G, automotive, and mobile applications. This platform integrates with existing verification engines to significantly speed up software bring-up and debugging processes even before hardware is available. Key features include a comprehensive virtual model library, hybrid configuration capabilities, and uniform embedded software debugging. The Helium Studio aims to meet urgent time-to-market needs, supporting Cadence's Intelligent System Design strategy.